Instruction manuals

T-Flip-Flop

Published
of 8
All materials on our website are shared by users. If you have any questions about copyright issues, please report us to resolve them. We are always happy to assist you.
Related Documents
Share
Description
T-Flip-Flop
Transcript
  T-Flip Flop RTL: TTL:  Waveform: ========================================================================= * Final Report * ========================================================================= Final Results RTL Top Level Output File Name : t_ff.ngr Top Level Output File Name : t_ff Output Format : NGC Optimization Goal : Speed Keep Hierarchy : NO Design Statistics # IOs : 5 Cell Usage : # BELS : 2 # INV : 2 # FlipFlops/Latches : 2 # FDRE : 1 # FDSE : 1 # Clock Buffers : 1  # BUFGP : 1 # IO Buffers : 4 # IBUF : 2 # OBUF : 2 ========================================================================= Device utilization summary: --------------------------- Selected Device : 3s400tq144-4 Number of Slices: 1 out of 3584 0% Number of Slice Flip Flops: 2 out of 7168 0% Number of 4 input LUTs: 2 out of 7168 0% Number of IOs: 5 Number of bonded IOBs: 5 out of 97 5% Number of GCLKs: 1 out of 8 12% --------------------------- Partition Resource Summary: --------------------------- No Partitions were found in this design. --------------------------- ========================================================================= TIMING REPORT  ¬†NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE. FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT GENERATED AFTER PLACE-and-ROUTE. Clock Information: ------------------ -----------------------------------+------------------------+-------+ Clock Signal | Clock buffer(FF name) | Load | -----------------------------------+------------------------+-------+ clk | BUFGP | 2 | -----------------------------------+------------------------+-------+ Asynchronous Control Signals Information: ---------------------------------------- No asynchronous control signals found in this design Timing Summary: --------------- Speed Grade: -4 Minimum period: 3.152ns (Maximum Frequency: 317.259MHz) Minimum input arrival time before clock: 2.724ns Maximum output required time after clock: 7.241ns Maximum combinational path delay: No path found Timing Detail: -------------- All values displayed in nanoseconds (ns)
We Need Your Support
Thank you for visiting our website and your interest in our free products and services. We are nonprofit website to share and download documents. To the running of this website, we need your help to support us.

Thanks to everyone for your continued support.

No, Thanks